

# HIGH PERFORMANCE, SINGLE SYNCHRONOUS STEP-DOWN CONTROLLER FOR NOTEBOOK POWER SUPPLY

Check for Samples: [TPS51217](#)

## FEATURES

- **Wide Input Voltage Range: 3 V to 28 V**
- **Output Voltage Range: 0.6 V to 2.6 V**
- **Wide Output Load Range: 0 to 20A+**
- **Built-in 0.5% 0.6 V Reference**
- **D-CAP™ Mode with 100-ns Load Step Response**
- **Adaptive On Time Control Architecture with Fixed 340kHz Operation**
- **Dynamic Output Voltage Change Capability**
- **4700 ppm/°C  $R_{DS(on)}$  Current Sensing**
- **Internal 0.9-ms Voltage Servo Softstart**
- **Pre-Charged Start-up Capability**
- **Built-in Output Discharge**
- **Power Good Output**
- **Integrated Boost Switch**
- **Built-in OVP/UVP/OCV**
- **Thermal Shutdown (Non-latch)**
- **SON-10 (DSC) Package**


## DESCRIPTION

The TPS51217 is a small-sized single buck controller with adaptive on-time D-CAP™ mode. The device is suitable for low output voltage, high current, PC system power rail and similar point-of-load (POL) power supply in digital consumer products. A small package with minimal pin-count saves space on the PCB, while a dedicated EN pin and pre-set frequency minimize design effort required for new designs. The skip-mode at light load condition, strong gate drivers and low-side FET  $R_{DS(on)}$  current sensing supports low-loss and high efficiency, over a broad load range. The TRAN pin provides freedom of masking overvoltage protection, undervoltage protection and power-good signal during the transition period of dynamic output voltage change for modern GPU power supply applications. The conversion input voltage which is the high-side FET drain voltage ranges from 3 V to 28 V and the output voltage ranges from 0.6 V to 2.6 V. The device requires an external 5-V supply. The TPS51217 is available in a 10-pin SON package specified from –40°C to 85°C.

## APPLICATIONS

- **Notebook Computers**
- **I/O Supplies**
- **System Power Supplies**

## TYPICAL APPLICATION CIRCUIT



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D-CAP is a trademark of Texas Instruments.

# TPS51217

SLUS947B – JUNE 2009 – REVISED APRIL 2012

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION

T <sub>A</sub>	PACKAGE	ORDERING DEVICE NUMBER	PINS	OUTPUT SUPPLY	MINIMUM QUANTITY
-40°C to 85°C	Plastic SON PowerPAD	TPS51217DSCR	10	Tape and reel	3000
		TPS51217D SCT	10	Mini reel	250

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		VALUE		
		MIN	MAX	UNIT
Input voltage range <sup>(2)</sup>	VBST	-0.3	37	V
	VBST <sup>(3)</sup>	-0.3	7	
	SW	-5	30	
	V5IN, EN, TRIP, VFB, TRAN	-0.3	7	
Output voltage range <sup>(2)</sup>	DRVH	-5	37	V
	DRVH <sup>(3)</sup>	-0.3	7	
	DRVH <sup>(3)</sup> , pulse width < 20 ns	-2.5	7	
	DRVL	-0.5	7	
	DRVL, pulse width < 20 ns	-2.5	7	
	PGOOD	-0.3	7	
Junction temperature range, T <sub>J</sub>			150	°C
Storage temperature range, T <sub>STG</sub>		-55	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

(3) Voltage values are with respect to the SW terminal.

## DISSIPATION RATINGS

2-oz. trace and copper pad with solder.

PACKAGE	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
10 pin DSC <sup>(1)</sup>	1.54 W	15 mW/°C	0.62 W

(1) Enhanced thermal conductance by thermal vias is used beneath thermal pad as shown in Land Pattern information.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
Supply voltage	V5IN	4.5		6.5	V
Input voltage range	VBST	-0.1		34.5	V
	SW	-1		28	
	SW <sup>(1)</sup>	-4		28	
	VBST <sup>(2)</sup>	-0.1		6.5	
	EN, TRIP, VFB, TRAN	-0.1		6.5	
Output voltage range	DRVH	-1		34.5	V
	DRVH <sup>(1)</sup>	-4		34.5	
	DRVH <sup>(2)</sup>	-0.1		6.5	
	DRVL	-0.3		6.5	
	PGOOD	-0.1		6.5	
Operating free-air temperature, T <sub>A</sub>		-40		85	°C

(1) This voltage should be applied for less than 30% of the repetitive period.

(2) Voltage values are with respect to the SW terminal.

## ELECTRICAL CHARACTERISTICS

over recommended free-air temperature range, V5IN = 5V. (Unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>						
I <sub>(V5IN)</sub>	V5IN supply current	V5IN current, T <sub>A</sub> = 25°C, No Load, V <sub>(EN)</sub> = 5 V, V <sub>(VFB)</sub> = 0.63 V		320	500	μA
I <sub>SD(V5IN)</sub>	V5IN shutdown current	V5IN current, T <sub>A</sub> = 25°C, No Load, V <sub>(EN)</sub> = 0 V			1	μA
<b>INTERNAL REFERENCE VOLTAGE</b>						
V <sub>(VFB)</sub>	VFB regulation voltage	VFB voltage, CCM condition <sup>(1)</sup>		0.6000		V
		T <sub>A</sub> = 25°C, skip mode	0.6000	0.6030	0.6060	V
		T <sub>A</sub> = 0°C to 85°C, skip mode	0.5974	0.6030	0.6086	
		T <sub>A</sub> = -40°C to 85°C, skip mode	0.5960	0.6030	0.6100	
I <sub>(VFB)</sub>	VFB input current	V <sub>(VFB)</sub> = 0.63 V, T <sub>A</sub> = 25°C, skip mode		0.01	0.2	μA
<b>OUTPUT DISCHARGE</b>						
I <sub>Dischg</sub>	Output discharge current from SW pin	V <sub>(EN)</sub> = 0 V, V <sub>(SW)</sub> = 0.5 V	5	13		mA
<b>OUTPUT DRIVERS</b>						
R <sub>(DRVH)</sub>	DRVH resistance	Source, I <sub>(DRVH)</sub> = -50 mA		1.5	3	Ω
		Sink, I <sub>(DRVH)</sub> = 50 mA		0.7	1.8	
R <sub>(DRVL)</sub>	DRVL resistance	Source, I <sub>(DRVL)</sub> = -50 mA		1.0	2.2	
		Sink, I <sub>(DRVL)</sub> = 50 mA		0.5	1.2	
t <sub>D</sub>	Dead time	DRVH-off to DRVL-on	7	17	30	ns
		DRVL-off to DRVH-on	10	22	35	
<b>BOOT STRAP SWITCH</b>						
V <sub>(FBST)</sub>	Forward voltage	V <sub>(V5IN-VBST)</sub> , I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C		0.1	0.2	V
I <sub>lkg</sub>	VBST leakage current	V <sub>(VBST)</sub> = 34.5 V, V <sub>(SW)</sub> = 28 V, T <sub>A</sub> = 25°C		0.01	1.5	μA
<b>DUTY AND FREQUENCY CONTROL</b>						
t <sub>OFF(min)</sub>	Minimum off-time	T <sub>A</sub> = 25°C	150	260	400	ns
t <sub>ON(min)</sub>	Minimum on-time	V <sub>IN</sub> = 28 V, V <sub>OUT</sub> = 0.6 V, T <sub>A</sub> = 25°C <sup>(1)</sup>		86		
f <sub>SW</sub>	Switching frequency	T <sub>A</sub> = 25°C <sup>(2)</sup>	312	340	368	kHz

(1) Specified by design. Not production tested.


 (2) Not production tested. Test condition is V<sub>IN</sub> = 8 V, V<sub>OUT</sub> = 1.1 V, I<sub>OUT</sub> = 10A using the application circuit shown in [Figure 26](#).

**ELECTRICAL CHARACTERISTICS (continued)**

over recommended free-air temperature range, V5IN = 5V. (Unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SOFTSTART</b>						
t <sub>SS</sub>	Internal soft-start time	From V <sub>(EN)</sub> = high to V <sub>OUT</sub> = 95%		0.9		ms
<b>POWERGOOD</b>						
V <sub>(THPG)</sub>	PG threshold	PG in from lower	92.5%	95%	97.5%	
		PG in from higher	107.5%	110%	112.5%	
		PG hysteresis	2.5%	5%	7.5%	
I <sub>(PG)max</sub>	PG sink current	V <sub>(PGOOD)</sub> = 0.5 V	3	6		mA
t <sub>PGDEL</sub>	PG delay	Delay for PG in	0.8	1	1.2	ms
<b>LOGIC THRESHOLD AND SETTING CONDITIONS</b>						
V <sub>(EN)</sub>	EN voltage	Enable	1.8			V
		Disable			0.5	
I <sub>(EN)</sub>	EN input current	V <sub>(EN)</sub> = 5V			1.0	μA
V <sub>(TRAN)</sub>	TRAN voltage	TRAN open	1.83	1.88	1.93	V
		Mask PG, OVP and UVP, high side	2.03	2.08	2.13	
		Mask PG, OVP and UVP, low side	1.62	1.67	1.72	
		Hysteresis		0.05		
I <sub>(TRAN)</sub>	TRAN input current	V <sub>(TRAN)</sub> = 5 V, T <sub>A</sub> = 25°C	2.5	3.8	5	μA
		V <sub>(TRAN)</sub> = 0 V, T <sub>A</sub> = 25°C	-5	-3.8	-2.5	
<b>PROTECTION: CURRENT SENSE</b>						
I <sub>(TRIP)</sub>	TRIP source current	V <sub>(TRIP)</sub> = 1V, T <sub>A</sub> = 25°C	9	10	11	μA
	TRIP current temperature coefficient	On the basis of 25°C		4700		ppm/°C
V <sub>(TRIP)</sub>	Current limit threshold setting range	V <sub>(TRIP-GND)</sub> voltage	0.2		3	V
V <sub>OCL</sub>	Current limit threshold	V <sub>(TRIP)</sub> = 3 V	355	375	395	mV
		V <sub>(TRIP)</sub> = 1.6 V	185	200	215	
		V <sub>(TRIP)</sub> = 0.2 V	17	25	33	
V <sub>OCLN</sub>	Negative current limit threshold	V <sub>(TRIP)</sub> = 3 V	-395	-375	-355	mV
		V <sub>(TRIP)</sub> = 1.6 V	-215	-200	-185	
		V <sub>(TRIP)</sub> = 0.2 V	-33	-25	-17	
V <sub>AZCADJ</sub>	Adaptive zero cross adjustable range	Positive	3	15		mV
		Negative		-15	-3	
<b>PROTECTION: UVP AND OVP</b>						
V <sub>(OVP)</sub>	OVP trip threshold	OVP detect	115%	120%	125%	
t <sub>OVPDEL</sub>	OVP propagation delay time	50-mV overdrive		1		μs
V <sub>(UVP)</sub>	Output UVP trip threshold	UVP detect	65%	70%	75%	
t <sub>UVPDEL</sub>	Output UVP propagation delay		0.8	1	1.2	ms
t <sub>UVPEN</sub>	Output UVP enable delay time	From Enable to UVP workable	1	1.2	1.4	ms
<b>UVLO</b>						
V5IN UVLO threshold		Wake up	4.20	4.38	4.50	V
		Shutdown	3.7	3.93	4.1	
<b>THERMAL SHUTDOWN</b>						
T <sub>SDN</sub>	Thermal shutdown threshold	Shutdown temperature <sup>(3)</sup>		145		°C
		Hysteresis <sup>(3)</sup>		10		

(3) Specified by design. Not production tested.

**DEVICE INFORMATION**
**DSC PACKAGE  
(TOP VIEW)**


Thermal pad is used as an active terminal of GND.

**PIN FUNCTIONS**


PIN		I/O	DESCRIPTION
NAME	NO.		
DRVH	9	O	High-side MOSFET driver output. The SW node referenced floating driver. The gate drive voltage is defined by the voltage across VBST to SW node bootstrap flying capacitor
DRVL	6	O	Synchronous MOSFET driver output. The GND referenced driver. The gate drive voltage is defined by V5IN voltage.
EN	3	I	SMPS enable pin. Short to GND to disable the device.
GND	Thermal Pad	I	Ground
PGOOD	1	O	Power Good window comparator open drain output. Pull up with resistor to 5 V or appropriate signal voltage. Continuous current capability is 1 mA. PGOOD goes high 1 ms after VFB becomes within specified limits. Power bad, or the terminal goes low, after a 2- μs delay.
SW	8	I	Switch node. A high-side MOSFET gate drive return. Also used for on time generation and output discharge.
TRAN	5	I	Dynamic voltage change control. It forces CCM and masks PGOOD, OVP and UVP when this pin's status is pulled up or pulled down. The masking is terminated 900 μs after TRAN pin voltage returns to normal. See the <a href="#">DYNAMIC VOLTAGE STEP</a> and <a href="#">PGOOD/OVP/UVP MASK</a> section for a detailed description. Leave this pin open when dynamic voltage change is not used.
TRIP	2	I	OCL detection threshold setting pin. 10 μA at room temperature, 4700 ppm/°C current is sourced and set the OCL trip voltage as follows. $V_{OCL} = \frac{V_{(TRIP)}}{8} \quad (0.2 \text{ V} \leq V_{(TRIP)} \leq 3 \text{ V})$
V5IN	7	I	5 V +30% / –10% power supply input.
VBST	10	I	Supply input for high-side MOSFET driver (bootstrap terminal). Connect a flying capacitor from this pin to the SW pin. Internally connected to V5IN via bootstrap MOSFET switch.
VFB	4	I	SMPS feedback input. Connect the feedback resistor divider.

TPS51217

SLUS947B – JUNE 2009 – REVISED APRIL 2012

www.ti.com

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS

V5IN SUPPLY CURRENT  
vs  
JUNCTION TEMPERATURE




Figure 1.

V5IN SHUTDOWN CURRENT  
vs  
JUNCTION TEMPERATURE




Figure 2.

OVP/UVP THRESHOLD  
vs  
JUNCTION TEMPERATURE




Figure 3.

CURRENT SENSE CURRENT, I(TRIP)  
vs  
JUNCTION TEMPERATURE




Figure 4.

TYPICAL CHARACTERISTICS (continued)

TRAN INPUT CURRENT,  $I_{(TRAN)}$   
vs  
JUNCTION TEMPERATURE




Figure 5.

TRAN INPUT CURRENT,  $I_{(TRAN)}$   
vs  
JUNCTION TEMPERATURE




Figure 6.

SWITCHING FREQUENCY  
vs  
INPUT VOLTAGE




Figure 7.

SWITCHING FREQUENCY  
vs  
OUTPUT CURRENT




Figure 8.



TYPICAL CHARACTERISTICS (continued)

0.9-V OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT




Figure 9.

1.2-OUTPUT VOLTAGE  
vs  
OUTPUT CURRENT




Figure 10.

0.9-OUTPUT VOLTAGE  
vs  
INPUT VOLTAGE




Figure 11.

1.2-V OUTPUT VOLTAGE  
vs  
INPUT VOLTAGE




Figure 12.

TYPICAL CHARACTERISTICS (continued)

0.9-V EFFICIENCY  
vs  
OUTPUT CURRENT




Figure 13.

1.2-V EFFICIENCY  
vs  
OUTPUT CURRENT




Figure 14.

0.9-V START-UP WAVEFORM




Figure 15.

PRE-BIASED START-UP WAVEFORM





Figure 16.

TYPICAL CHARACTERISTICS (continued)


0.9-V SOFT-STOP WAVEFORM



t - Time - 10 ms/div

Figure 17.


0.9-V LOAD TRANSIENT RESPONSE



t - Time - 100  $\mu\text{s}$ /div

Figure 18.


DYNAMIC OUTPUT VOLTAGE TRANSITION



t - Time - 1 ms/div

Figure 19.

DYNAMIC OUTPUT VOLTAGE TRANSITION



t - Time - 1 ms/div

Figure 20.

## APPLICATION INFORMATION

### GENERAL DESCRIPTION

The TPS51217 is a high-efficiency, single channel, synchronous buck regulator controller suitable for low output voltage point-of-load applications in notebook computers and similar digital consumer applications. The device features proprietary D-CAP™ mode control combined with adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC/DC converters. The output voltage ranges from 0.6 V to 2.6 V. The conversion input voltage range is from 3 V to 28 V. The D-CAP™ mode uses the ESR of the output capacitor(s) to sense current information. An advantage of this control scheme is that it does not require an external phase compensation network, helping the designer with ease-of-use and realizing low external component count configuration. Adaptive on-time control tracks the preset switching frequency over a wide range of input and output voltages, while it increases the switching frequency at step-up of load.

The strong gate drivers of the TPS51217 allow low  $R_{DS(on)}$  FETs for high current applications.

### ENABLE AND SOFT START

When the EN pin voltage rises above the enable threshold, (typically 1.2 V) the controller enters its start-up sequence. The first 250  $\mu$ s is a standby phase. Switching is inhibited during this phase. In the second phase, internal DAC starts ramping up the reference voltage from 0 V to 0.6 V. This ramping time is 650  $\mu$ s. Smooth and constant ramp up of the output voltage is maintained during start up regardless of load current. Connect a 1-k $\Omega$  resistor in series with the EN pin to provide protection.


### ADAPTIVE ON-TIME D-CAP™ CONTROL

TPS51217 does not have a dedicated oscillator that determines switching frequency. However, the device runs with pseudo-constant frequency by feed-forwarding the input and output voltages into its on-time one-shot timer. The adaptive on-time control adjusts the on-time to be inversely proportional to the input voltage and proportional to the output voltage ( $t_{ON} \propto V_{OUT} / V_{IN}$ ). This makes the switching frequency fairly constant in steady state conditions over wide input voltage range.

The off-time is modulated by a PWM comparator. The VFB node voltage (the mid point of resistor divider) is compared to the internal 0.6-V reference voltage added with a ramp signal. When both signals match, the PWM comparator asserts the *set* signal to terminate the off-time (turn off the low-side MOSFET and turn on high-side MOSFET). The *set* signal becomes valid if the inductor current level is below OCP threshold, otherwise the off-time is extended until the current level to become below the threshold.

## SMALL SIGNAL MODEL

From small-signal loop analysis, a buck converter using D-CAP™ mode can be simplified as shown in [Figure 21](#).



**Figure 21. Simplified Modulator Model**

The output voltage is compared with internal reference voltage (ramp signal is ignored here for simplicity). The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator can be assumed high enough to keep the voltage at the beginning of each on cycle substantially constant.

$$H(s) = \frac{1}{s \times \text{ESR} \times C_O} \quad (1)$$

For loop stability, the 0-dB frequency,  $f_0$ , defined in [Equation 2](#) need to be lower than 1/4 of the switching frequency.

$$f_0 = \frac{1}{2\pi \times \text{ESR} \times C_O} \leq \frac{f_{\text{SW}}}{4} \quad (2)$$

According to [Equation 2](#), the loop stability of D-CAP™ mode modulator is mainly determined by the capacitor's chemistry. For example, specialty polymer capacitors (SP-CAP) have  $C_O$  on the order of several 100  $\mu\text{F}$  and ESR in range of 10 m $\Omega$ . These makes  $f_0$  on the order of 100 kHz or less and the loop is stable. However, ceramic capacitors have an  $f_0$  of more than 700 kHz, which is not suitable for this modulator.

## RAMP SIGNAL

The TPS51217 adds a ramp signal to the 0.6-V reference in order to improve its jitter performance. As described in the previous section, the feedback voltage is compared with the reference information to keep the output voltage in regulation. By adding a small ramp signal to the reference, the S/N ratio at the onset of a new switching cycle is improved. Therefore the operation becomes less jittery and more stable. The ramp signal is controlled to start with  $-6$  mV at the beginning of ON-cycle and becomes 0 mV at the end of OFF-cycle in continuous conduction steady state.

## LIGHT LOAD CONDITION IN AUTO-SKIP OPERATION

The TPS51217 automatically reduces switching frequency at light load conditions to maintain high efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its rippled *valley* touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when this zero inductor current is detected. As the load current further decreases, the converter runs in to discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light load operation  $I_{O(LL)}$  (i.e., the threshold between continuous and discontinuous conduction mode) can be calculated in [Equation 3](#).

$$I_{O(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

where

- $f_{SW}$  is the PWM switching frequency (340 kHz) (3)

Switching frequency versus output current in the light load condition is a function of  $L$ ,  $V_{IN}$  and  $V_{OUT}$ , but it decreases almost proportional to the output current from the  $I_{O(LL)}$  given in [Equation 3](#). For example, it is 68 kHz at  $I_{O(LL)}/5$ .

## ADAPTIVE ZERO CROSSING

The TPS51217 has an adaptive zero crossing circuit which performs optimization of the zero inductor current detection at skip mode operation. This function pursues ideal low-side MOSFET turning off timing and compensates inherent offset voltage of the ZC comparator and delay time of the ZC detection circuit. It prevents SW-node swing-up caused by too late detection and minimizes diode conduction period caused by too early detection. As a result, better light load efficiency is delivered.

## OUTPUT DISCHARGE CONTROL

When EN is low, the TPS51217 discharges the output capacitor using internal MOSFET connected between SW and GND while high-side and low-side MOSFETs are kept off. The current capability of this MOSFET is limited to discharge slowly.

## LOW-SIDE DRIVER

The low-side driver is designed to drive high current low  $R_{DS(on)}$  N-channel MOSFET(s). The drive capability is represented by its internal resistance, which are  $1.0\Omega$  for V5IN to DRV1 and  $0.5\Omega$  for DRV1 to GND. A dead time to prevent shoot through is internally generated between high-side MOSFET off to low-side MOSFET on, and low-side MOSFET off to high-side MOSFET on. 5-V bias voltage is delivered from V5IN supply. The instantaneous drive current is supplied by an input capacitor connected between V5IN and GND. The average drive current is equal to the gate charge at  $V_{gs}=5V$  times switching frequency. This gate drive current as well as the high-side gate drive current times 5V makes the driving power which need to be dissipated from TPS51217 package.

## HIGH-SIDE DRIVER

The high-side driver is designed to drive high current, low  $R_{DS(on)}$  N-channel MOSFET(s). When configured as a floating driver, 5 V of bias voltage is delivered from V5IN supply. The average drive current is also equal to the gate charge at  $V_{gs} = 5V$  times switching frequency. The instantaneous drive current is supplied by the flying capacitor between VBST and SW pins. The drive capability is represented by its internal resistance, which are  $1.5\Omega$  for VBST to DRVH and  $0.7\Omega$  for DRVH to SW.

## POWER-GOOD

The TPS51217 has powergood output that indicates high when switcher output is within the target. The powergood function is activated after soft-start has finished. If the output voltage becomes within +10%/–5% of the target value, internal comparators detect power-good state and the power-good signal becomes high after a 1-ms internal delay. If the output voltage goes outside of +15%/–10% of the target value, the powergood signal becomes low after a 2-μs internal delay. The powergood output is an open-drain output and must be pulled up externally.

## CURRENT SENSE AND OVERCURRENT PROTECTION

TPS51217 has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the OFF state and the controller keeps the OFF state during the inductor current is larger than the overcurrent trip level. To provide both good accuracy and cost effective solution, the TPS51217 supports temperature compensated MOSFET  $R_{DS(on)}$  sensing. The TRIP pin should be connected to GND through the trip voltage setting resistor,  $R_{(TRIP)}$ . The TRIP terminal sources  $I_{(TRIP)}$  current, which is 10μA typically at room temperature, and the trip level is set to the OCL trip voltage  $V_{(TRIP)}$  as shown in [Equation 4](#). Note that  $V_{(TRIP)}$  is limited up to approximately 3 V internally.

$$V_{(TRIP)}(\text{mV}) = R_{(TRIP)}(\text{k}\Omega) \times I_{(TRIP)}(\mu\text{A}) \quad (4)$$

The inductor current is monitored by the voltage between GND pad and SW pin so that the SW pin should be connected to the drain terminal of the low-side MOSFET properly.  $I_{(TRIP)}$  has 4700ppm/°C temperature slope to compensate the temperature dependency of the  $R_{DS(on)}$ . GND is used as the positive current sensing node so that GND should be connected to the proper current sensing device, i.e. the source terminal of the low-side MOSFET.

As the comparison is done during the OFF state,  $V_{(TRIP)}$  sets valley level of the inductor current. Thus, the load current at overcurrent threshold,  $I_{OCP}$ , can be calculated in [Equation 5](#)

$$I_{OCP} = \left( \frac{V_{(TRIP)}}{8 \times R_{DS(on)}} \right) + \frac{I_{IND(ripple)}}{2} = \frac{V_{(TRIP)}}{8 \times R_{DS(on)}} + \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (5)$$

In an overcurrent condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to fall down. Eventually, it crosses the undervoltage protection threshold and shuts down the controller.

When the device is operating in the forced continuous conduction mode, the negative current limit (NCL) protects the external FET from carrying too much current. The NCL detect threshold is set as the same absolute value as positive OCL but negative polarity. Note that the forced continuous conduction mode appears only during the [Dynamic Voltage Step](#) operation, and the threshold still represents the valley value of the inductor current.

## OVER/UNDER VOLTAGE PROTECTION

TPS51217 monitors a resistor divided feedback voltage to detect over and undervoltage. When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches as the high-side MOSFET driver OFF and the low-side MOSFET driver ON.

When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After a 1-ms delay, TPS51217 latches OFF both high-side and low-side MOSFETs drivers. This function is enabled after 1.2 ms following EN has become high.

## DYNAMIC VOLTAGE STEP and PGOOD/OVP/UVP MASK


Output voltage of switcher can be dynamically step-up or step-down by controlling bottom resistance of the output voltage divider. The simplest way is to add a MOSFET switch plus a resistor in parallel with the bottom resistor. When the MOSFET switch is turned on, the VFB voltage is immediately dropped and comes back equivalent to the internal reference voltage as the output voltage climbs up to match the new target. If the voltage step is large, it may cause PGOOD state into 'bad' and also may hit UVP. In the case of voltage step-down, the same PGOOD bad and OVP hit may happen. TRAN pin helps masking PGOOD, UVP and OVP during the voltage transition. Combination of weighted capacitances C2 and C3 detect transition of VIDx ([Figure 22](#)). Masking of PGOOD, OVP and UVP start when the TRAN pin voltage goes outside of its window comparator threshold. At this time, TRAN pin also starts sink or source current. 900μsec after TRAN pin voltage recovers

# TPS51217

SLUS947B – JUNE 2009 – REVISED APRIL 2012

[www.ti.com](http://www.ti.com)

within the threshold window, PGOOD, OVP and UVP are released from masking. The TRAN pin operation is useful for graphics power applications such that switcher output voltage needs to be changed dynamically. At the transition of output voltage, inductor current has a chance to hit over current limit (OCL) to quickly charge the output capacitor, which may cause output voltage undershoot or overshoot. Capacitance C1 in parallel with the top resistor slows down transition slew rate and prevent from hitting OCL. Time constant of the transition is  $R1 \times C1$ . From 3.3 V to 5 V is recommended for VIDx input amplitude.



**Figure 22. Dynamic Voltage Step Application**

## UVLO PROTECTION

TPS51217 has V5IN undervoltage lockout protection (UVLO). When the V5IN voltage is lower than UVLO threshold voltage, the switch mode power supply shuts off. This is non-latch protection.

## THERMAL SHUTDOWN

TPS51217 monitors the die temperature. If the temperature exceeds the threshold value (typically 145°C), the TPS51217 is shut off. This is non-latch protection.



## EXTERNAL COMPONENTS SELECTION

Selecting external components is simple in D-CAP™ mode.

### 1. Choose the inductor.

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves S/N ratio and helps stable operation.

$$L = \frac{1}{I_{\text{IND(ripple)}} \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} = \frac{3}{I_{\text{OUT(max)}} \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} \quad (6)$$

The inductor also needs to have low DCR to achieve good efficiency, as well as enough room above peak inductor current before saturation. The peak inductor current can be estimated in Equation 7.

$$I_{\text{IND(peak)}} = \frac{V_{\text{(TRIP)}}}{8 \times R_{\text{DS(on)}}} + \frac{1}{L \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} \quad (7)$$

### 2. Choose the output capacitor(s).

Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended. For loop stability, capacitance and ESR should satisfy Equation 2. For jitter performance, Equation 8 is a good starting point to determine ESR.

$$\text{ESR} = \frac{V_{\text{OUT}} \times 10[\text{mV}] \times (1-D)}{0.6[\text{V}] \times I_{\text{IND(ripple)}}} = \frac{10[\text{mV}] \times L \times f_{\text{SW}}}{0.6[\text{V}]} = \frac{L \times f_{\text{SW}}}{60} [\Omega]$$

where

- D is the duty ratio
- the output ripple down slope rate is 10 mV/t<sub>sw</sub> in terms of VFB terminal voltage as shown in Figure 23
- t<sub>sw</sub> is the switching period




Figure 23. Ripple Voltage Down Slope

# TPS51217

SLUS947B – JUNE 2009 – REVISED APRIL 2012


www.ti.com

### 3. Determine the value of R1 and R2.

The output voltage is programmed by the voltage-divider resistor, R1 and R2, shown in [Figure 21](#). R1 is connected between the VFB pin and the output, and R2 is connected between the VFB pin and GND. Typical designs begin with the selection of an R2 value between 10 kΩ and 20 kΩ. Determine R1 using [Equation 9](#).

$$R1 = \frac{\left( V_{OUT} - \frac{I_{IND(ripple)} \times ESR}{2} \right) - 0.6}{0.6} \times R2 \tag{9}$$

### LAYOUT CONSIDERATIONS




**Figure 24. Ground System of DC/DC Converter Using the TPS51217**

Certain points must be considered before starting a layout work using the TPS51217.

- Inductor,  $V_{IN}$  capacitor(s),  $V_{OUT}$  capacitor(s) and MOSFETs are the power components and should be placed on one side of the PCB (solder side). Other small signal components should be placed on another side (component side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VFB, PGOOD, TRIP and TRAN should be placed away from high-voltage switching nodes such as SW, DRVVL, DRVH or VBST to avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.
- The DC/DC converter has several high-current loops. The area of these loops should be minimized in order to suppress generating switching noise.
  - The most important loop to minimize the area of is the path from the  $V_{IN}$  capacitor(s) through the high and low-side MOSFETs, and back to the capacitor(s) through ground. Connect the negative node of the  $V_{IN}$  capacitor(s) and the source of the low-side MOSFET at ground as close as possible. (See loop #1 of [Figure 24](#))
  - The second important loop is the path from the low-side MOSFET through inductor and  $V_{OUT}$  capacitor(s), and back to source of the low-side MOSFET through ground. Connect source of the low-side MOSFET and negative node of  $V_{OUT}$  capacitor(s) at ground as close as possible. (See loop #2 of [Figure 24](#))
  - The third important loop is of gate driving system for the low-side MOSFET. To turn on the low-side MOSFET, high current flows from  $V5IN$  capacitor through gate driver and the low-side MOSFET, and back to negative node of the capacitor through ground. To turn off the low-side MOSFET, high current flows from gate of the low-side MOSFET through the gate driver and GND pad of the device, and back to source of the low-side MOSFET through ground. Connect negative node of  $V5IN$  capacitor, source of the low-side MOSFET and GND pad of the device at ground as close as possible. (See loop #3 of [Figure 24](#))

- Since the TPS51217 controls output voltage referring to voltage across  $V_{OUT}$  capacitor, the top-side resistor of the voltage divider should be connected to the positive node of  $V_{OUT}$  capacitor. In a same manner both bottom side resistor and GND pad of the device should be connected to the negative node of  $V_{OUT}$  capacitor. The trace from these resistors to the VFB pin should be short and thin. Place on the component side and avoid via(s) between these resistors and the device.
- Connect the overcurrent setting resistors from TRIP pin to ground and make the connections as close as possible to the device. The trace from TRIP pin to resistor and from resistor to ground should avoid coupling to a high-voltage switching node.
- Connections from gate drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance. Use 0.65 mm (25 mils) or wider trace and via(s) of at least 0.5 mm (20 mils) diameter along this trace.
- The PCB trace defined as switch node, which connects to source of high-side MOSFET, drain of low-side MOSFET and high-voltage side of the inductor, should be as short and wide as possible.

## LAYOUT CONSIDERATIONS TO REMOTE SENSING



UDG-09067

**Figure 25. Remote Sensing of Output Voltage Using the TPS51217**

- Make a Kelvin connection to the load device.
- Run the feedback signals as a differential pair to the device. The distance of these parallel pair should be as short as possible.
- Run the lines in a quiet layer. Isolate them from noisy signals by a voltage or ground plane.

# TPS51217

SLUS947B – JUNE 2009 – REVISED APRIL 2012

www.ti.com

## TPS51217 APPLICATION CIRCUIT




Figure 26. 0.9-V to 1.2-V/18A Auto-skip mode

Table 1. 0.9-V to 1.2-V/18A Application List of Materials

REFERENCE DESIGNATOR	QTY	SPECIFICATION	MANUFACTURER	PART NUMBER
C6	1	4 × 10 μF, 25 V	Taiyo Yuden	TMK325BJ106MM
C7	1	4 × 330 μF, 2 V, 12 mΩ	Panasonic	EEFCX0D331XR
L1	1	0.45 μH, 25 A, 1.1 mΩ	Panasonic	ETQP4LR45XFC
Q1	1	30 V, 35 A, 8.5 mΩ	Fairchild	FDMS8680
Q2, Q3	2	30 V, 42 A, 3.5 mΩ	Fairchild	FDMS8670AS

**REVISION HISTORY****Changes from Original (June 2009) to Revision A** **Page**

- 
- Added text - Connect a 1-k $\Omega$  resistor in series with the EN pin to provide protection. To the ENABLE AND SOFT START section. .... [12](#)
- 

**Changes from Revision A (August 2009) to Revision B** **Page**

- 
- Added DRVH specification to the ABSOLUTE MAXIMUM RATINGS table for pulse width < 20 ns ..... [2](#)
  - Added DRVL specification to the ABSOLUTE MAXIMUM RATINGS table for pulse width < 20 ns ..... [2](#)
-

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS51217DSCR	ACTIVE	WSON	DSC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PIYI	<a href="#">Samples</a>
TPS51217DSCT	ACTIVE	WSON	DSC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PIYI	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51217DSCR	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51217DSCR	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51217DSCR	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51217DSCT	WSON	DSC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51217DSCT	WSON	DSC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51217DSCT	WSON	DSC	10	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51217DSCR	WSON	DSC	10	3000	367.0	367.0	35.0
TPS51217DSCR	WSON	DSC	10	3000	338.0	355.0	50.0
TPS51217DSCR	WSON	DSC	10	3000	367.0	367.0	35.0
TPS51217DSCT	WSON	DSC	10	250	210.0	185.0	35.0
TPS51217DSCT	WSON	DSC	10	250	210.0	185.0	35.0
TPS51217DSCT	WSON	DSC	10	250	205.0	200.0	33.0

## GENERIC PACKAGE VIEW

DSC 10



WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4207383/F



4221826/D 08/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DSC0010J

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4221826/D 08/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DSC0010J

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:  
80% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4221826/D 08/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.